ASIC engineer with 3 years of experience in digital design and verification. Expert in SystemVerilog, Verilog, UVM, formal and functional hardware verification.
